NOTE: eembc.org will be down intermittently for maintenance from August 27th to August 31st.

ULPMark  Benchmark Scores

 Benchmark 2734
STMicroelectronics STM32L4R5ZI-P + 256KB SRAM retention
Hardware Environment 
Device VendorSTMicroelectronics
Device Name and RevisionSTM32L4R5ZI-P + 256KB SRAM retention
CoreCortex-M4
Production silicon Yes
Processor DatasheetSTM32L4R5-datasheet.pdf
Board VendorSTMicroelectronics
Board Name and RevisionSTM32 Nucleo MB1312A
External DC-DC (if used)ADP5301
External DC-DC datasheet (if used)ADP5301 (buck).pdf
Size (in bytes) of retention SRAM262,144
Do the DUT-side level shifters use the same voltage as the DUT IO? 
Software Environment 
Compiler Name and VersionIAR C/C++ Compiler for ARM 7.60.1
Compiler Flagshigh speed, no size constraints, muti-file compilation
ULPBench Profile and VersionCoreProfile V1
EnergyMonitor Software Versionv1.0.2
ULPBench Binary FileCP 3.0v: ULP-CP_L4R5 _SMPS_256KB.hex
CP x.yv: ULP-CP_L4R5 _SMPS_256KB.hex
PP 3.0v: ULP-CP_L4R5 _SMPS_256KB.hex
PP x.yv: ULP-CP_L4R5 _SMPS_256KB.hex
Operating Conditions 
Ambient Temperature [C]24
System Supply Voltage [V]2.200
Board Configuration Details 
Description of how to run benchmark, board configuration & rework instructionsboard config_L4R5 SMPS.pdf
Board extended documentation and/or user guideMB1312.pdf
Profile Configuration Details 
Wakeup Timer ModuleRTC
Wakeup Timer Clock SourceExternal Crystal
Wakeup Timer Frequency [Hz]32768Hz
Wakeup Timer Accuracy [ppm]+-20ppm
Benchmark Scores
ULPMark-CP (3.0v) 94.60
ULPMark-CP (x.yv) 98.80 (2.20v)
ULPMark-PP (3.0v) 47.00
Configuration 126.9
Configuration 233.2
Configuration 37.37
Configuration 47.93
Configuration 58.62
Configuration 68.98
Configuration 78.82
Configuration 88.69
Configuration 994.9
Configuration 107.28
ULPMark-PP (x.yv) 49.50 (2.20v)
Configuration 124.6
Configuration 232.3
Configuration 36.91
Configuration 47.81
Configuration 58.33
Configuration 68.35
Configuration 78.35
Configuration 88.35
Configuration 990
Configuration 106.84

Uncertified Data & Result